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Two-Stage Optimization Method for Efficient Power
Converter Design Including Light Load Operation
Ruiyang Yu, Bryan Man Hay Pong, Senior Member, IEEE, Bingo Wing-Kuen Ling, Senior Member, IEEE,
and James Lam, Senior Member, IEEE
Abstract—Power converter efficiency is always a hot topic for
switch mode power supplies. Nowadays, high efficiency is required
over a wide load range, e.g., 20%, 50%, and 100% load. Computer-
aided design optimization is developed in this research study, to
optimize off-line power converter efficiency from light load to full
load. A two-stage optimization method to optimize power converter
efficiency from light load to full load is proposed. The optimization
procedure first breaks the converter design variables into many
switching frequency loops. In each fixed switching frequency loop,
the optimal designs for 20%, 50%, and 100% load are derived
separately in the first stage, and an objective function using the
optimization results in the first stage is formed in the second stage
to consider optimizing efficiencies at 20%, 50%, and 100% load.
Component efficiency models are also established to serve as the
objective functions of optimizations. Prototypes 400 V to 12 V/25
A 300 W two-FET forward converters are built to verify the opti-
mization results.
Index Terms—Computer-aided design, full load efficiency, light
load efficiency, optimization, power converter.
NOMENCLATURE
Ae Effective transformer cross-sectional area.
AL AWG Wire bare area of an inductor.
AL win Bobbin window area of an inductor.
ALg Effective gap area of an inductor.
bxl Lower bound vector of design variables.
bxu Upper bound vector of design variables.
B Flux density swing of transformer.
BL Flux density swing of an inductor.
Bm Transformer flux density peak-to-peak swing.
BMAX Maximum flux density of a ferrite core.
Cfs Constant of switching frequency in optimiza-
tion.
CPri oss(er) Primary MOSFET output capacitance, energy
related.
Cη20% 20% load efficiency constraint.
Cη50% 50% load efficiency constraint.
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Cη100% 100% load efficiency constraint.
dAWG Diameter of AWG wire in transformer primary
winding.
D Duty.
Eoff Turn-off energy consumed by a primary
MOSFET.
feq Equivalent frequency for core loss calculation.
fs Switching frequency.
FRn Ratio of ac–dc resistance of a transformer.
FRnL Ratio of ac–dc resistance of an inductor.
hfoil Thickness of foils in transformer secondary
winding.
Iout Output current.
IMAX Full load output current.
IL rip Ripple current of an inductor current.
Im Magnetic current of a transformer.
Ipri on Turn-on current of a primary MOSFET.
Ipri off Turn-off current of a primary MOSFET.
In pri nth harmonic component of a primary RMS
current.
In sec nth harmonic component of secondary RMS
current.
ISR RMS RMS current of a synchronous rectifier.
IL MAX Maximum current of an output inductor.
Ipri rms RMS current of a primary MOSFET.
k20 Weighting factors of 20% load.
k50 Weighting factors of 50% load.
k100 Weighting factors of 100% load.
kL cu Copper filled factor of an inductor.
lL g Length of an inductor air gap.
lMLT Mean length per turn for an output inductor.
L Output inductor value.
nsample Number of samples in each switching cycle.
Nlayer Number of layers in transformer primary wind-
ing.
NL Number of turns of an output inductor.
NLll Number of paralleled wires in the inductor.
Np Number of transformer secondary turns.
Ns Number of transformer secondary turns.
Optm20% Optimized 20% load efficiency.
Optm50% Optimized 50% load efficiency.
Optm100% Optimized 100% load efficiency.
p Number of layers in transformer winding.
Paux Loss of auxiliary power supply.
Pcore Core loss of transformer.
PIC Loss of a primary controller.
Ploss Sum of all losses.
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PL copper Copper loss of an inductor.
PL core Core loss of an inductor.
Pout Output power.
Ppri sw Loss of each primary MOSFET.
Ppri cond Conduction loss of a primary MOSFET.
Ppri gate Gate drive loss of a primary MOSFET.
Ppri copper Copper loss of a transformer primary side.
Psec copper Copper loss of a transformer secondary side.
PSR sw Switching loss of a synchronous rectifier.
PSR gate Gate drive loss of a synchronous rectifier.
PSR cond Conduction loss of a synchronous rectifier.
PSR BD Body diode loss of a synchronous rectifier.
Qoss Output capacitance charge of a secondary SR.
Qpri gate Gate drive of a power MOSFET.
QSR gate Gate drive of a secondary SR.
Rpri dc Transformer dc resistance of the primary side.
Rpri dson On-state resistance of a primary MOSFET.
RL dc DC resistance of an output inductor.
RSR on On-state resistance of a synchronous rectifier.
td on Turn-on dead-time of a synchronous rectifier.
td off Turn-off dead-time of a synchronous rectifier.
Ton Time of “on” state of a primary MOSFET in a
switching cycle.
Ts Time of a switching cycle.
Ve Volume of a transformer core.
Vin Input voltage.
VL e Volume of an inductor core.
Vout Output voltage.
VT Transformer voltage at secondary side.
Vf Body diode forward voltage of a synchronous
rectifier.
x Vector of design variables.
η General expression for converter efficiency.
η20% 20% load efficiency.
η50% 50% load efficiency.
η100% 100% load efficiency.
k, α, β Steinmetz coefficients, provided by the core
manufacture.
δ Skin depth.
ρcu Electrical resistivity of copper.
μ0 Vacuum permeability.
Ω1 Constraint set in stage I.
Ω2 Constraint set in stage II.
I. INTRODUCTION
NOWADAYS, a power supply is required to have high ef-ficiency over the whole load range. An off-line power
supply is often required to meet target efficiencies at 20%, 50%,
and 100% load [1]. As light load efficiency is becoming impor-
tant alongside full load efficiency, developing a systematic way
to design a power supply that meets the efficiency requirements
over a wide load range is desirable. Design through optimization
is one of the approaches to achieve these requirements.
Optimization for power electronic systems has been proposed
for more than 30 years, and it has drawn attention from both aca-
demic and industrial fields. Generally speaking, the optimization
of a power electronics system consists of several objective func-
tions, for example, efficiency, mass or cost models, with several
constraints, such as temperature, mass or efficiencies. Optimiza-
tion programs search a set of solutions and produce global or
local optimal solutions. The number of converter design vari-
ables is often large. The variables are discrete and continuous.
This presents challenges to optimize the infinitely many design
combinations.
Early research work [2] utilized conventional optimization
techniques, such as the sequential unconstrained minimization
technique or the augmented Lagrangian penalty function tech-
nique, to optimize the converter mass. Design constraints were
included into the optimization program. As an extension of [2],
half-bridge converter optimization using a penalty function [3]
was proposed to optimize the converter mass. Detailed con-
verter optimization results are presented. A practical converter
optimization approach suitable for industrial application was
developed [4]. It utilized the nonlinear optimization program to
optimize converter design, and both the optimization procedures
and results were suitable from the point of applications.
A new insight into optimizing the buck converter power
circuit and control parameters simultaneously has been pre-
sented [5]. It utilized a weighted objective function to solve the
multiobjective optimization problems. The objective function
was defined as a weighted sum of structural objectives, such as
mass, price, and controller-related objectives. Efficiencies were
set to be constraints to be satisfied in the required converter de-
sign. However, the optimization solutions are highly dependent
on the weighting factors. Trial-and-error cannot be avoided. A
gradient-based constrained optimization of a fuel cell converter
was presented in [6], with the tradeoffs between efficiency and
converter mass of optimized design given in graphs.
With the development of probabilistic optimization algo-
rithms, such as genetic algorithms (GA), many optimization
applications on power electronics system design have been re-
ported. On the basis that power electronics system design vari-
ables can be considered as discrete, a GA-based algorithm was
applied to boost a power factor correction converter to opti-
mize the converter cost [7]. The design results have a lower
implementation cost when compared with conventional designs
satisfying the same specifications. Buck converter transient op-
timization design has been presented [8], also using GA. A
Monte Carlo search method was developed to optimize the vol-
ume of an interleave converter for automobile applications [9].
The interleaved converters have more design variables than a
single converter, and the optimization improvement of results
seem more significant than a single converter optimization. Pas-
sive component optimization has been shown [10], in which
a GA was applied to optimize the front-end rectifier passive
components for inverters.
The idea of Pareto-front in multiobject optimization was in-
vestigated in power converter design [11]. The Pareto-front of
converter volume and efficiency means no further efficiency im-
provement can be achieved under a limited converter volume.
Converter volume and efficiency were included in the weighted
objective function to determine the degree of optimized ef-
ficiency or volume. The Pareto-front curve of power density
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Fig. 1. Example of a two-FET forward converter.
versus efficiency showed that the optimized efficiency was lim-
ited by a certain volume constraint. A similar optimization ap-
proach was applied to phase-shift PWM converter design [12]
to achieve 99% efficiency. Light load efficiency was considered
in the optimization procedures.
From an optimization point of view, the objective functions
in power converter design are often multiobject and nonconvex
in nature, with nonlinear constraints involving continuous and
discrete variables. In practical converter design optimization, we
should also consider the sensitivity of every design variable, e.g.,
switching frequency, flux density swing, or duty cycle. Changes
in these variables might influence the converter performance
from light load to full load.
In this paper, instead of using a probabilistic algorithm men-
tioned earlier, we employ a deterministic algorithm to opti-
mize power converter design, since the deterministic algorithms
can provide more systematic way on parameter controlling. A
two-FET forward converter efficiency optimization example is
studied in this research. To solve the multiobjective optimiza-
tion problem, the weighted objective function is popular for
use with weighting factors specified by the designer. However,
there are numerous combinations of the weighting factors, and
the desirable combination is hard to determine. Trial-and-error
cannot be avoided in the optimization processes. In this paper, a
two-stage optimization procedure is proposed to optimize con-
verter efficiency over a wide range. The optimization procedure
first divides the converter design process into many switching
frequency loops. In each switching frequency loop, the optimal
designs for 20%, 50%, and 100% load are derived separately in
the first stage, and an objective function is formed in the second
stage to consider efficiencies optimization over the three loads.
In this paper, component efficiency models and analyses are
established in Section II. The overall optimization structure,
including the two-stage optimization procedure, is presented in
Section III. Optimization results and experimental results are
illustrated in Section IV. Finally, the conclusion is drawn in
Section V.
II. COMPONENT LOSS MODELS
In this section, simplified component models are estab-
lished for losses analyses. Simplified models are desirable as
they reduce computational complexity of optimization, and en-
hance parameter controlling. The conventional two-FET for-
ward topology, which is widely used in desktop power supply,
is selected as an example of converter efficiency optimization.
The circuit topology is shown in Fig. 1. Fig. 2 shows the losses
Fig. 2. Losses breakdown of a 300-W dc/dc forward converter.
Fig. 3. Typical efficiency curve for a 300-W off-line PWM dc/dc converter.
TABLE I
DESIGN VARIABLES
breakdown of a 300-W two-FET forward converter that is opti-
mized for full load; the distributions of losses from light load to
full load are presented. A typical efficiency curve of the example
converter is shown in Fig. 3.
In a conventional off-line power converter, design optimiza-
tion can help improve the efficiency over a wide load range. The
components are preselected before the optimization procedure.
Primary MOSFETs, an isolation transformer, synchronous rec-
tifiers, and an inductor are the major components determining
the converter efficiency. To reduce the computation complexity,
yet still fulfilling the accuracy of efficiency prediction, seven
design variables are used to optimize converter efficiency. The
design variables are summarized in Table I. Note that trans-
former windings and inductor windings are calculated according
to such design variables.
To calculate the component loss, the converter operating point
will be derived. In the following analyses, we first assume that
the converter operation is ideal. The number of primary and
secondary turns can be calculated according to (1) and (2).
Here, we prefer to use the duty and flux swing rather than the
number of turns as the design variables, mainly because they
can express the converter and magnetic characteristics from a
design point of view. To calculate the harmonics of the current,
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Fig. 4. Transformer current waveform and harmonic components, calculated
by numerical methods.
a numerical method is used to sample a switching cycle with
nsample points (nsample = 256 in this case) and construct the key
current/voltage waveform numerically, as shown in Fig. 4.
The magnetic current is also included in the calculation. The
set of governing equations is listed from (1) to (8). The har-
monics of the transformer current are calculated by fast Fourier
transform in order to calculate copper loss of the transformer,
also shown in Fig. 4
D =
VoutNs
VinNp
(1)
Bm =
VinTon
NpAe
=
VinDTs
NpAe
=
Vout
NsAefs
(2)
Ns =
Vout
BmAefs
(3)
Np =
NsVout
DVin
(4)
IL rip =
((Ns/Np)Vin − Vout)D
fsL
(5)
Im =
VinD
fsLm
(6)
Ipri on =
Ns
Np
(Iout − IL rip/2) (7)
Ipri off =
Ns
Np
(Iout + IL rip/2) + Im . (8)
A. Primary MOSFET
In a hard switching converter, accurate prediction of switching
loss is important for optimization. Complete MOSFET switch-
ing models [13] [14], which include semiconductor character-
istics, are complicated and the computational complexity will
be dramatically increased. A simple and effective MOSFET
Fig. 5. PSPICE simulated primary MOSFET turn-off loss.
TABLE II
PARAMETERS FOR PRIMARY MOSFET
switching loss model is desirable for the prediction of the switch-
ing loss from light load to full load. It should be noted that at
full load condition under which the turn-off current is large, the
switching loss is much higher than light load condition [13].
At light load condition, the turn-off current is small, and the
major loss is capacitive loss. As shown in Fig. 5, for MOSFET
IPP50R140CP, the region under which turn-off loss is “flat” is
below 5 A; for IPP50R520CP, the “flat” region is below 2 A. A
curve fitting method is employed to record the SPICE simula-
tion results. We can then obtain simple yet effective switching
loss estimates. The turn-off energy consumed by primary MOS-
FETs is given by (9) with parameters summarized in Table II;
we fixed the input voltage at 370 V in SPICE simulation
Eoff(Ipri off)
=
{
a1e
b1 Ipri off + a2eb2 Ipri off if Ipri off ≥ C1
Eoff(C1) if Ipri off < C1 .
(9)
It should be noted that during turn-off, there are two currents
flowing through the MOSFET and the total energy value is
Eoff(Ipri off). One current is to charge the output capacitance of
MOSFET to Vin with the energy 1/2CPri oss(er)V 2in = Eoff(C1)
(assuming CPri oss(er) is constant to simplify calculation); the
other current produces energy dissipation in the MOSFET chan-
nel with the energy Eoff(Ipri off)− Eoff(C1). Before turn-on, part
of the energy stored in the output capacitance of MOSFET is
recovered to the input capacitor (the Vds of MOSFET drops
from Vin to 1/2Vin, this is particular for two-FET forward topol-
ogy). During turn-on, the energy stored in the output capacitance
1/2CPri oss(er)(1/2Vin)2 = 1/4Eoff(C1) is discharged . The ac-
tual energy dissipated during switching is the energy dissipated
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Fig. 6. Transformer winding structure.
in the MOSFET channel during turn-off Eoff(Ipri off)− Eoff(C1)
plus the energy dissipated by discharging the output capacitance
during turn-on 1/4Eoff(C1).
Simplified primary MOSFET switching loss of a two-FET
forward converter can be expressed in (10). The conduction loss
of primary MOSFET is given by (11)
Ppri sw = fs [Eoff(Ipri off)− Eoff(C1) + 14 Eoff(C1)] (10)
Ppri cond = Rpri dsonI2pri rms. (11)
B. Isolation Transformer
Transformer design is one of the key steps in achieving good
efficiency both at light load and at full load. The transformer
loss models are presented in this section. The accuracy of ex-
isting models has been shown in previous research [15] [16],
indicating that the models are reliable for predicting transformer
loss. Analytical optimized transformer design was also reviewed
in [17].
The empirical Steinmetz equation [18] is given by (12) and its
related parameters are provided by the manufacturer to predict
core loss [19]
Pcore = VekfαeqΔB
β . (12)
For a unidirectional flux operation, the flux density swing is
given by (13). feq is the equivalent frequency for a PWM con-
verter [16], given by (14)
ΔB = Bm/2 (13)
feq =
2
π2
fs
1
D(1−D) . (14)
The use of Dowell’s equations [20] is a 1-D approach to
predict transformer ac resistance, and it is applied in this study.
Round wires are applied to the primary side and copper foils
to the secondary side, as shown in Fig. 6. DC resistance can be
directly calculated by the winding geometry. The ac copper loss
at each harmonic frequency can be calculated by summing the
loss at each harmonics; here, we take the sum up to the 32nd
harmonics. The ratio of ac–dc resistance on the transformer
primary side is given by
FRn pri(p,X) = X
e2X − e−2X + 2 sin(2X)
e2X + e−2X − 2 cos(2X)
+ 2X
p2 − 1
3
eX − e−X − 2 sin(X)
eX + e−X + 2 cos(X)
(15)
whereX = hfoil/δ is for foils andX =
√
πdAWG/2δ is for round
conductors [21].
The transformer primary side copper loss is given by (16).
The secondary side transformer copper loss Psec copper can also
be calculated using the same method, see (17). The transformer
loss can be expressed as the sum of core loss and copper loss
Ppri copper = Rpri dc
32∑
n=0
FRn priI
2
n pri (16)
Psec copper = Rsec dc
32∑
n=0
FRn secI
2
n sec . (17)
C. Synchronous Rectifier
Synchronous rectification (SR) is implemented at the sec-
ondary side to achieve high efficiency at the low-voltage–high-
current output condition. The current-driven synchronous rec-
tifier driving scheme has been implemented in this research
work [22]. The major losses for the synchronous rectifier are
conduction loss, turn-off switching loss [23], and gate driving
loss.
Turn-off switching loss and gate driving loss are almost con-
stant from 20% to 100% load. Turn-off switching loss can be
simplified [23], with the energy stored in the stray inductance
being dissipated by the resistive parts of the circuit, such as PCB
routes and transformer windings. The reverse recovery charge
is ignored in the calculation. The simplified models for turn-off
loss and gate driving loss of SR are given by
PSR sw = 12 VT Qossfs (18)
PSR gate = QSR gateVgfs. (19)
The conduction loss of SR is given by (20). The body diode
conduction loss during dead time is described in (21)
PSR cond = I2SR RMSRSR on (20)
PSR bd = Vf (Iout − IL rip/2)td onfs
+ Vf (Iout + IL rip/2)td offfs (21)
where td on and td off are the turn-on and turn-off dead times
of the synchronous rectifier. Since a synchronous rectifier con-
ducts in the reverse manner, the body diode conducts before the
synchronous rectifier is turned on. Hence, zero voltage turn-on
can be achieved in a synchronous rectifier.
D. Output Inductor
The output inductor is also a critical component in an off-line
PWM power converter since the secondary side output current
is large. A gapped ferrite core is selected to be the inductor core
because core loss of ferrite material is relatively low and it has
better light load efficiency.
The inductance characteristics can be expressed as follows:
BMAX =
LIL MAX
NLAL g
(22)
kL cuAL win = NLNLllAL AWG (23)
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TABLE III
SUMMARY OF MAJOR COMPONENT LOSSES
RL dc =
ρcuNLlMLT
NLllAL AWG
. (24)
By inserting (22) and (23) into (24), the inductor dc resistance
is
RL dc =
ρculMNTL
2I2L MAX
kL cuAL winB2MAXA
2
L g
. (25)
The required gap length is given by
lL g =
μ0AL gN
2
L
L
. (26)
It can be implied by (25) that the dc resistance of the inductor
is proportional to the square of the inductor value. Since the
current ripple of the output inductor is smooth, the frequency
harmonics is summed up to the fifth harmonics to calculate the
copper loss of the inductor, given by
PL copper = RL dc
5∑
n=0
FRn LI
2
n L . (27)
The flux density swing of the output inductor is given by (28),
and the core loss of the inductor can be expressed using the
Steinmetz equation (29)
ΔBL =
LIL rip
2NLAL g
(28)
PL core = VL ekfeqαΔB
β
L . (29)
E. Auxiliary Power Supply
The auxiliary power supply provides the power for a primary
side controller and gate drives of MOSFETs
Ppri gate = Qpri gateVgfs (30)
Paux = PIC + Ppri gate. (31)
A summary of the losses is listed in Table III. The converter
efficiency can be expressed as in (32) that serves as the objective
function to be considered in Section III
η =
Pout
Pout + Ploss
. (32)
Fig. 7. Flow chart of power converter efficiency optimization.
Ploss is the sum of all losses in Table III.
III. OPTIMIZATION PROCEDURE
A two-stage optimization procedure is proposed to system-
atically optimize the power converter efficiency over a wide
load range, as shown in Fig. 7. The description of the two-stage
optimization procedure is presented in this section.
The optimization program in this paper is developed under the
MATLAB environment. The fmincon(x) function of the MAT-
LAB optimization toolbox is applied as the optimizer to solve
the nonlinear constrained optimization problems. The “active-
set” algorithm is used in the fmincon(x) function. Detailed
optimization procedures can be found in [24].
The characteristics of the power components are discrete,
such as primary MOSFET, transformer core, and bobbin size.
The continuous optimization methods cannot handle such dis-
crete values, so we preselect the discrete components at the
discrete component selection stage. In the continuous optimiza-
tion stage, the discrete components and their related parameters
are fixed.
A. Fixed Switching Frequency Loops
The optimization procedure involves breaking the converter
design into many fixed switching frequency loops, ranging from
50 to 250 kHz with an interval of 10 kHz, in order to avoid the
optimizer being trapped at some local minima. It is because
when the switching frequency varies over a range, the optimiza-
tion solutions maybe trapped at the initial switching frequency
point, which is regarded as the local minimum. This problem
was also reported in previous research [2], [4], [25]. In order
to avoid the optimization to be trapped at the local minima,
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Fig. 8. Local minima of optimization; designs A and B are two local minima
solutions.
the switching frequency is kept constant in each optimization
loop. This avoids the solution to be trapped at the local mini-
mum. Reducing the computation complexity and enhancing the
parameter controlling can also be achieved by setting the switch-
ing frequency to be constant. The final optimized results are a
set of design variables at different constant switching frequen-
cies, ranging from 50 to 250 kHz. Hence, a constant switching
frequency suboptimization was developed, as shown in the flow
chart of Fig. 7.
The local minima problem caused by switching frequency
is shown in Fig. 8. In this case, the switching frequency is set
to be a variable in the gradient search optimization process.
Starting from different initial points, the converged results give
Optm50% (minimizing the losses at 50% load). The local min-
ima are clearly shown in Fig. 8. The 50% load losses are also
very close at these two local minima.
While considering the optimizing efficiency from light load
to full load, the influence of the switching frequency is sig-
nificant. In a constant switching frequency PWM converter, a
reasonable switching frequency should be chosen. High switch-
ing frequency produces more switching loss for semiconductor
devices. Low switching frequency needs more winding in the
transformer to suppress increasing core loss, hence increasing
the copper loss. The optimized design for each switching fre-
quency has been recorded in each switching frequency loop.
B. Two-Stage Optimization
Here, we aim to optimize the converter efficiency from 20%
to 100% load, subject to efficiency constraints. This is a typical
multiobjective optimization problem. One conventional method
is to use the weighted objective function approach. However,
the weighting factors are fixed before the optimization results
are found and trial-and-error is still needed to determine the
suitable weighting factors. A two-stage optimization procedure
is presented to handle such an optimization problem, as depicted
in the flow chart of Fig. 7. The optimization procedures are
described later.
Let x denote a vector containing all the design variables, such
as flux swing, duty and diameter of transformer wire, etc., given
by (33). The switching frequency is set to be constant in each
optimization loop
x = (Bm ,D, dAWG, nlayer, hfoil, L). (33)
TABLE IV
Optm20% , Optm50% , AND Optm100% AT 200 KHZ
The lower bound vector and upper bound vector of the design
variables are given by (34), where the expression “x− bxl ≥≥
0” denotes “x− bxl” to be a vector with non-negative entries{
x− bxl ≥≥ 0
bxu − x ≥≥ 0.
(34)
The 20% load converter efficiency η20% under a constant
switching frequency is given by
η20%(x) =
Pout(Iout)
Pout(Iout) + Plosses(x)
∣∣∣∣ fs =Cf s
Iout=0.2IMAX
. (35)
Similar expressions are formulated for η50% and η100% .
Stage I: The aim of this stage is to identify the optimal effi-
ciency at each load point through a single object optimization
Optm20% = arg max
x∈Ω1
η20%(x)|fs =Cf s (36)
where Optm20% is the argument to optimize 20% load effi-
ciency; the constraint set Ω1 is given by
Ω1 = {x|x− bxl ≥≥ 0, bxu − x ≥≥ 0}. (37)
The optimized 20% load converter design given by (36) is aimed
at optimizing the 20% load efficiency only. This design may not
give good efficiency at 50% and 100% load. Optm20% , however,
is a reference point for further optimization in stage II. It can
also provide a guideline for the efficiency to be expected during
20% load condition under the specified switching frequency.
The same process is repeated for Optm50% and Optm100% .
Stage II: Form the following objective function:
f(x) = [Optm20% − η20%(x)]2 + [Optm50% − η50%(x)]2
+ [Optm100% − η100%(x)]2 (38)
and consider the optimization problem
min
x∈Ω2
f(x) (39)
where the constraint set Ω2 is given by
Ω2 = {x|x− bxl ≥≥ 0, bxu − x ≥≥ 0,
η20%(x) ≥ Cη20% , η50%(x) ≥ Cη50% ,
η100%(x) ≥ Cη100%}. (40)
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Fig. 9. Optm20% , Optm50% , and Optm100% at each switching frequency.
In stage II, the objective function f(x) is formulated as
the sum of squares of the departures of the design objectives
[η20%(x), η50%(x), η100%(x)] from [Optm20% , Optm50% ,
Optm100% ]. If one of the departures is larger than the others,
it will be amplified by squaring. Thus, more penalties will be
imposed for large departure from the target value, causing the
optimizer to suppress the amplified departure. The optimized
solution is as close as possible to three reference points. The
optimizer establishes the minimum value of f(x) in each
switching frequency loop.
IV. OPTIMIZATION AND EXPERIMENTAL RESULTS
A. Optimization Results
The results of optimization are presented in this section. An
example of optimization is given under the fixed switching fre-
quency of 200 kHz. Design variables to optimize for Optm20% ,
Optm50% , and Optm100% are presented in Table IV. Similar
optimization procedures are carried out for frequency in the
range from 50 to 250 kHz, with an interval of 10 kHz.
There are three series of designs in Fig. 9, namely the
Optm20% series, theOptm50% series, and theOptm100% series.
In each series, optimal designs are produced in the frequency
range from 50 to 250 kHz, with an interval of 10 kHz. For
example, each point in the Optm20% series represents a con-
verter design. This series gives a set of converter designs for the
entire frequency range. The Optm20% series is optimized for
20% converter load and the 20% load efficiencies are shown in
Fig. 9(a). The designs in this series are then put to 50% converter
load and the corresponding efficiencies are shown in Fig. 9(b).
In Fig. 9(c), the series are put to 100% converter load and results
are shown in similar manner.
It can be indicated from Fig. 9(c) that the Optm20% series
has lower efficiencies at the full load condition for the entire
switching frequency range. The Optm100% series also cannot
provide the best efficiencies at 20% load condition. Also, small
efficiency differences have been observed between Optm20%
and Optm50% at 20% load. The efficiency differences between
Optm100% and Optm50% are also small at 100% load condition.
So, it is not the best strategy only to optimize power converter
full load efficiency or light load efficiency.
Detailed two-stage optimization results are shown in Table V,
at switching frequencies 50, 100, 150, and 200 kHz. Table V
shows that higher switching frequency produces lower 20%
load efficiency. From 50 to 100 kHz, there is 1.1% efficiency
improvement at full load and 0.3% efficiency improvement at
middle load, with 0.6% efficiency sacrifice at light load condi-
tion. The 20% load efficiency of 200 kHz design is 1.6% less
than that of the 100 kHz design. At full load, the 200 kHz de-
sign is only 0.3% more efficient than the 100 kHz design. This
efficiency gain of 0.3% does not justify the 1.6% efficiency drop
at light load. 100 kHz is chosen to be the ultimate design, since
it produces the best 50% load efficiency, and the second best
20% load efficiency. The full load efficiency is ranked third
among four designs. However, the 95.2% full load efficiency of
100 kHz design is still close enough to 95.5% of 200 kHz design
and 1.1% efficiency higher than 94.1% of 50 kHz design.
Further analyses of 100 kHz design are presented in Fig. 10. If
the design is to optimize full load efficiency only, there is a large
departure (about 1%) at 20% load compared with Optm20% .
When the optimizations are aimed over wide load range using
the proposed two-stage method, the departures from the best
values Optm20% and Optm100% are small (both about 0.2–
0.3%). Thus, optimization for wide load range is more desirable
than optimizing full load efficiency only.
Weighted function is one of the conventional methods
for multiobjective optimization. A comparison of optimiza-
tion using weighted function and two-stage optimization
is presented in Table VI. The weighted function f(x) =
k20η20%(x) + k50η50%(x) + k100η20%(x) is maximized using
the fmincon(x) function. The weighting factors k20 , k50 , k100
and corresponding optimization results are listed in Table VI.
For the ease of comparison, the switching frequency is set
to be 100 kHz both in optimization using weighted function
and in two-stage optimization. The two-stage optimization pro-
cedure provides the designer with additional tradeoff infor-
mation, which would not be available with a direct conven-
tional optimization approach, although the final design results
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TABLE V
OPTIMIZATION RESULTS
Fig. 10. Comparison of optimal designs at fs = 100 kHz.
TABLE VI
WEIGHTED FUNCTION OPTIMIZATION RESULTS
are very similar in some cases (for example: k20 = 0.3, k50 =
0.4, k100 = 0.3).
B. Experimental Results
Two two-FET forward converters are built to verify the op-
timization results. One converter is designed to optimize the
efficiency over a wide load range. The other is designed to opti-
mize the full load efficiency only. The converters have the same
specifications. The input voltage is 370 V; the output voltage is
12 V loading from 0 to 25 A. Current mode controller UC3844
is implemented on primary side. Current-driven synchronous
rectifiers are used on secondary side. The output voltage is
measured by FLUKE 45 Multimeter. The output current is mea-
sured by an electronic load PRODIGIT 3321. The input power
is measured by a VOLTECH PM1200 power analyzer. The effi-
ciency is calculated as (output voltage)×(output current)/(input
TABLE VII
COMPONENTS LIST
Fig. 11. Schematic of the prototype converter.
Fig. 12. Predicted efficiency and experimental efficiency at 100 kHz.
power). The circuit parameters are summarized in Table VII.
The converter schematic diagram is shown in Fig. 11.
The comparison of predicted efficiency optimized for wide
load range and its corresponding experimental results are shown
in Fig. 12. The predicted results match the experimental results
from light load to full load. The loss models are only approxima-
tion of the true losses that some nonlinear effects are not fully
captured in these models. The converter 50% and 100% load
efficiencies are higher than 95% and the 20% load efficiency is
above 92%, which illustrate the merit of efficiency optimization.
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Fig. 13. Experimental efficiency comparisons.
The efficiencies of the two prototype converters are compared
in Fig. 13. The efficiency of wide load range design is 1%
better than that of full load design at 20% load. On the other
hand, the full load efficiency of wide load range design is 0.4%
lower than the efficiency of full load design. The converter 20%
load efficiency can be increased by optimization without much
sacrifice of the full load efficiency.
V. CONCLUSION
A two-stage optimization procedure to optimize the power
converter efficiency from light load to full load is proposed. The
optimization procedure first breaks the converter design vari-
ables into many switching frequency loops. In a fixed switching
frequency loop, the optimal designs for 20%, 50%, and 100%
load are obtained separately in the first stage, and an objective
function using the results in first stage is formed in the second
stage to consider efficiencies optimization over light, medium,
and full loads. Efficiency models of power components are es-
tablished and implemented into the objective function. The pro-
posed optimization procedure determines the optimal efficiency
design that fits the efficiency requirements over a wide load
range. Optimization results are presented with analyses over
a selected switching frequency range from light load to full
load. Two two-FET forward converters example are built and
compared as a mean to the verify power converter efficiency
optimization. The medium and full load efficiencies are higher
than 95%, which illustrate that the optimization method can de-
sign efficient power converters. Through the optimization, the
converter 20% load efficiency can be increased without much
sacrificing of the full load efficiency.
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